Sheet 1 of 1

INFORMATION DISCLOSURE CITATION	ATTY. DOCKET NO.	SERIAL NO.
(Use several sheets if necessary)	550-318	10/079,811
	APPLICANT	
	NIGHTINGALE et al	
	FILING DATE	GROUP
	February 22, 2002	

U.S. PATENT DOCUMENTS

*EXAMINER INITIAL		DOCUMENT NUMBER	DATE	NAME	CLASS	SUBCLASS	FILING DATE IF APPROPRIATE
		6,188,975	2/2001	Gay			

FOREIGN PATENT DOCUMENTS

		DOCUMENT	DATE	COUNTRY	CLASS	SUBCLASS	TRANSLATION YES	TRANSLATION NO

OTHER DOCUMENTS (including Author, Title, Date, Pertinent pages, etc.)

☒		Xiao-Dong et al, "Implementation of Co-Verification Environment for Embedded System" *Journal of Computer Aided Design and Computer Graphics*, Vol. 12, No. 10, Oct. 2000, pages 736-739
☒		D. Nadamuni, "Co-Verification Tools: A Market Focus" *Embedded Systems Programming*, Vol. 12, No. 9, Sept. 1999, pages 119-122
☒		www.mentor.com "Core Based SoC Design System Verification Challenges" 1999
☒		"Architecture for a Distributed Computing Environment Test Application - Harmonic" *IBM Technical Disclosure Bulletin*, Vol. 39, No. 06, June 1996, pages 259-261
☒		A. Ghosh et al, "A Hardware-Software Co-Simulator for Embedded System Design and Debugging" *IFIP International Conference on Computer Hardware Description Languages and their Applications*, Aug/Sep 1995, pages 155-164

*Examiner		Date Considered	8/26/05

Examiner: Initial if reference considered, whether or not citation is in conformance with MPEP 609; Draw line through citation if not in conformance and not considered. Include copy of this form with next communication to application.

Form PTO-FB-A820 (Also PTO-1449)

Sheet 1 of 1

INFORMATION DISCLOSURE CITATION

(Use several sheets if necessary)

ATTY. DOCKET NO.	SERIAL NO.
550-318	10/079,811
APPLICANT	
NIGHTINGALE et al	
FILING DATE	**GROUP**
February 22, 2002	2128

U.S. PATENT DOCUMENTS

*EXAMINER INITIAL		DOCUMENT NUMBER	DATE	NAME	CLASS	SUBCLASS	FILING DATE IF APPROPRIATE

FOREIGN PATENT DOCUMENTS

		DOCUMENT	DATE	COUNTRY	CLASS	SUBCLASS	TRANSLATION YES	TRANSLATION NO
8		2000-259445	9/2000	JP			ABSTRACT	
8		1-112344	5/1989	JP			ABSTRACT	

OTHER DOCUMENTS (including Author, Title, Date, Pertinent pages, etc.)

8		H. Kawakita, "Scalable Design Scheme at System On-Chip Age, Final Round, Real-Time Built-in System Verification Method" Interface, Vol. 24, No. 2, 2/1998, pages 213-219.
8		N. Koyama et al, "Testing Phase Improvement by Using OS Simulation Technique in Reactive Program Development" IPPV Study Report, Vol. 98, No. 64 (SE-120), 7/1998, pages 93-100.

*Examiner [signature] Date Considered 11/1/07

Examiner: Initial if reference considered, whether or not citation is in conformance with MPEP 609; drawin line through citation if not in conformance and not considered. Initial this form with next communication to application.